Implementation of a modem with high channel capacity on based the chip CPLD type COOL RUNNER-II
DOI:
https://doi.org/10.18372/2073-4751.2(62).14471Keywords:
Modulator, Demodulator, Modem, CPLDAbstract
The implementation of a modem consisting of two units, a modulator and a de-modulator, is placed in one housing of the XC2C32-3-3 PC44 chip of the Cool Runner-II series, which differs from other CPLDs in high speed and low power consumption. Modem performance (channel bandwidth) is up to 40Mb/s. The modem was developed using the WebPack ISE design system, and a schematic editor was used to describe the general scheme of the project, the State Editor was used to describe the operation of the machines, and the VHDL language was used to describe the encoding table. The validity of the obtained results is confirmed by verification of the developed structure of the modem by the simulation method. As a result of modeling using the ModelSim XE simulation system, we obtained time diagrams of the modem's operation.
Downloads
Published
How to Cite
Issue
Section
License
The scientific journal adheres to the principles of Open Access and provides free, immediate, and permanent access to all published materials without financial, technical, or legal barriers for readers.
All articles are published in Open Access under the Creative Commons Attribution 4.0 International (CC BY 4.0) license.
Copyright
Authors who publish their works in the journal:
-
retain the copyright to their publications;
-
grant the journal the right of first publication of the article;
-
agree to the distribution of their materials under the CC BY 4.0 license;
-
have the right to reuse, archive, and distribute their works (including in institutional and subject repositories), provided that proper reference is made to the original publication in the journal.
