The Comparative Analysis of the Results of HDL-simulation of Quasi-optimal and Regular Topologies of Networks-on-Chip

Authors

  • о. Ю. Романов Національний технічний університет України «КПІ»

DOI:

https://doi.org/10.18372/2073-4751.3.7184

Abstract

The analysis of quasi-optimal and regular topologies of networks-on-chip by their synthesis and HDL-simulation is performed. The simulation results and resource costs comparison show the effectiveness of quasi-optimal topologies in the design of networks with the number of nodes and connecting lines which cannot be achieved when using typical regular topologies

References

Axel J. Networks on Chip / J. Axel, T. Hannu // Kluwer Аcademic Publishers. – Dordrecht, 2003. – 303 p.

Dally W. Principles and practices of interconnection networks / W. Dally, B. Towles. – Elseiver, 2004. – 550 p.

Dally W. Deadlock-free adaptive routing in Multicomputer Networks using virtual channels / W. Dally, H. Aoki // IEEE Trans. on Parallel Distrib. Syst. – 1993. – Vol. 4. – No. 4. – Р. 466-475.

Романов А.Ю. Оптимизация топологий сетей на кристалле / А.Ю. Романов // Вісник НТУ "ХПІ". Збірник наукових праць. Тематичний випуск: Інформатика i моделювання. – Харків: НТУ "ХПІ", 2011. – № 36. – С. 149-155.

Романов А.Ю. Адаптивный алгоритм маршрутизации в псевдооптимальных сетях на кристалле / А.Ю. Романов // ІМА 2012: Інформатика, Математика, Автоматика. Матеріали науково-технічної конференції. – Суми: Сум-Ду, 2012. – С. 214.

Xiaowen Ch. Speedup Analysis of Data-parallel Applications on Multi-core NoCs/ Ch. Xiaowen, L. Zhonghai, J. Axel, Ch. Shuming // 8th IEEE Conference on ASIC (ASICON). – Сhangsha, China, 2009. – Р. 105-108.

Mingsong Lv. RTNoC: A Simulation Tool for Real-Time Communication Scheduling on Networks-on-Chips. / Lv. Mingsong, G. Ying, G. Nan, D. Qingxu // International Conference on Computer Science and Software Engineering. – 2008. – Vol. 4. – Р. 102-105.

Романов А.Ю. Разработка программного симулятора сетей на кристалле / А.Ю. Романов, Д.А. Феськов // Электроника и связь: Электроника и нанотехнологии. – Киев: НТУУ «КПИ», 2011. – Т. 4(63). – С. 48-52.

Romanov О. The Comparative Analysis of the Efficiency of Regular and Pseudo-optimal Topologies of Networks-on-Chip Based on Netmaker / O. Romanov, O. Lysenko // Advances and Challenges in Embedded Computing. Proceedings. – Montenegro, Bar: 2012. – Р. 13-16.

Fully-synthesizable parameterized NoC implementations library: Netmaker, http://www-dyn.cl.cam.ac.uk/~rdm34/wiki.

Moraes F. HERMES: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip / F. Moraes, N. Calazans, A. Mello // Integration, the VLSI Journal. – 2004. – Vol. 38. – No. 1. – Р. 69-93.

Лисенко О.М. Ресурсоефективний роутер для багатопроцесорної мережі на чипі / О.М. Лисенко, О.Ю. Романов // Вісник НТУ «ХПІ». Тематичний випуск: Інформатика і моделювання. – Харків: НТУ «ХПІ». – 2011. – № 17. – С. 86-92.

Downloads

Published

2012-09-26

How to Cite

Романов, о. Ю. (2012). The Comparative Analysis of the Results of HDL-simulation of Quasi-optimal and Regular Topologies of Networks-on-Chip. Problems of Informatization and Control, 3(39), 124–129. https://doi.org/10.18372/2073-4751.3.7184

Issue

Vol. 3 No. 39 (2012)

Section

Статті

License

The scientific journal adheres to the principles of Open Access and provides free, immediate, and permanent access to all published materials without financial, technical, or legal barriers for readers.

All articles are published in Open Access under the Creative Commons Attribution 4.0 International (CC BY 4.0) license.

Copyright

Authors who publish their works in the journal:

  • retain the copyright to their publications;

  • grant the journal the right of first publication of the article;

  • agree to the distribution of their materials under the CC BY 4.0 license;

  • have the right to reuse, archive, and distribute their works (including in institutional and subject repositories), provided that proper reference is made to the original publication in the journal.