Organization of conveyor computer systems on the a VHDL-based technology
DOI:
https://doi.org/10.18372/2073-4751.2.11587Abstract
Abstract: The structural realization of the PLD-based of a Xilinx type FPGA 32-bit modules of addition with a floating point appropriate to the standard IEEE-754, executed by using the behavioral description of algorithm by language VHDL is offered. The check of functioning of the modules of addition by a method of modeling in system ModelSim Xilinx Edition - MXEII with the help of the verifying stand is realizedReferences
Hollash S. IEEE Standard 754 Floating Point Numbers / S. Hollash/ Available at htpp:// IEEE / IEEE Standard 754 Floating- Point.htm.
Available at http://xilinx.com
Коуги П. M. Архитектура конвейерных ЭВМ: Пер. с англ. — М.: Радио и связь, 1985. - 360 с.
Воеводин В.В. Математическая модель конвейерных вычислений // Конвейеризация вычислений: Сб. научных трудов Научного совета по проблеме "Кибернетика": - Москва, 1986. - С. 36- 62.
Семенец В.В., Хаханова И.В., Каханов В. И. Проектирование цифровых систем с использованием языка VHDL. - Харьков: ХНУРЕ, 2003. - 492 с.
Downloads
How to Cite
Issue
Section
License
The scientific journal adheres to the principles of Open Access and provides free, immediate, and permanent access to all published materials without financial, technical, or legal barriers for readers.
All articles are published in Open Access under the Creative Commons Attribution 4.0 International (CC BY 4.0) license.
Copyright
Authors who publish their works in the journal:
-
retain the copyright to their publications;
-
grant the journal the right of first publication of the article;
-
agree to the distribution of their materials under the CC BY 4.0 license;
-
have the right to reuse, archive, and distribute their works (including in institutional and subject repositories), provided that proper reference is made to the original publication in the journal.




